Active type group-delay equalizer

ABSTRACT

An improved active type group-delay equalizer having the transfer function

United States Patent [191 Yoshioka et al.

Assignee:

Filed:

Appl. No.: 254,517

ACTIVE TYPE GROUP-DELAY EQUALIZER Inventors: Takeshi Yoshioka; Susumu Akiyama, both of Tokyo, Japan Nippon Electric Company Limited,

Tokyo, Japan May 18, 1972 Foreign Application Priority Data May 20, 1971 Japan 46-34559 US. Cl 333/28 R, 307/262, 307/295,

Int. Cl. H03h 7/14 Field of Search 333/28 R, 80 T; 307/232, 307/262, 264, 295; 330/21, 31, 94

References Cited UNITED STATES PATENTS Gaunt, Jr. 333/28 Mar. 26, 1974 FOREIGN PATENTS OR APPLICATIONS 1,447,355 6/1966 France 307/262 Primary Examiner--Paul L. Gensler Attorney, Agent, or Firm-Sughrue, Rothwel], Mion, Zinn & Macpeak 5 7] ABSTRACT An improved active type group-delay equalizer having the transfer function where A, B and D are functions of Z and 2 for a given AZ and-Z,, such that|NI= constant. Additional reduction in amplitude distortion is realized by selecting both Z and Z,, to have a reactive component.

14 Claims, 10 Drawing Figures WOW PRIOR ART PATENIEBMAREB I974 3 800 265 sum 2 or 2 R2 Rb 0o RI 20 H ACTIVE TYPE GROUP-DELAY EQUALIZER This invention relates to an active type group-relay equalizer having amplitude distortion compensating elements. 7

In the waveform transmission of a data signal, a television signal, etc., the amplitude and group delay time must be constant irrespective of frequency band, to avoid waveform distortion. For this purpose, groupdelay equalizers having a constant amplitude characteristic are employed. Heretofore, all-pass networks using active elements have been used as the groupdelay equalizer. This is because of the fact that circuit parameters of the element can be readily realized as compared to the all-pass networks of the symmetrical lattice type or modified bridged-T type, and that it is possible to vary the group-delay time. Conventional circuits have, however, had an inherent drawback in that amplitude distortion is caused by the capacitance inherently appearing between the collector and base of a transistor employed.

An object of the invention is to provide an active type group-delay equalizer, which is free from the above drawback, and with which it is possible to obtain reduced amplitude distortion even by using relatively less expensive transistors of inferior characteristics.

The invention will now be described in detail in connection with the accompanying drawings, in which:

FIG. 1 is a circuit diagram showing a basic circuit construction of a prior-art group-delay equalizer;

FIG. 2 shows the principal circuit of an active type group-delay equalizer according to the invention;

FIGS. 3 to are circuit diagram showing respective embodiments of the invention.

Referring to FIG. 1, resistors R, and R of an equal resistance are connected to the emitter and collector of a transistor. Also, impedance elements 2,, and Z,, are provided. Z should be resistive, when Z, is reactive and, conversely, 2,, should be reactive when Z, is resistive. This conventional equalizer is discussed in detail in the following papers:

1. R.W. Colfee: An active network equivalent to the constant-resistance lattice with delay circuit applications", IEEE Trans, Circuit Theory, Vol. CT-lO, pp. 532 533 December 1963;

2. A.I. Larky: An active all-pass network, IEEE Trans, Communication and Electronics, pp. 279 282 May 1963.

With this circuit, however, amplitude distortion is unavoidable because of the capacitance between the base and collector of the transistor. For example, with a transistor 280251, and with R, =R 300 ohms, Z,, 750 ohms, and Z,, being constituted by a parallel circuit of a coil of inductance 2.4 microhenries and a capacitor of 1,400 picofarads, the amplitude distortion that results is about 1.6-dB (peak-to-peak value).

where coefficients A, B, C, D and E are given by the following equations:

where h,,, h,,,, h and 11 are I: parameters of the transistor. If the absolute value of negative terms in this equation is small so as to be negligible compared to the sum of the other terms, this equation can be reduced Assuming that Z, is resistive and Z is reactive, i.e., that Z R,, O and Z =jX,,, equation 1 is given by:

22 z' OJ 1) and Z, and Z can be regarded as pure resistive, that is,

Z2 z R2 and 2] z R1, N z U b 2/ l) n] U b "(R2R1) a] Thus, N z 1 It will thus be seen that equation 7 represents the condition for obtaining a full pass band network of an extremely broad or virtually unlimited pass band. Now if where Y, l/Z, and Y 1/2 Assuming that the base resistance and emitter resistance of the transistor are denoted by r and r,;, the low frequency groundedemitter current gain by [3 the capacitance of collector-base junction by C,,,, and the current-gain bandwidth angular frequency by (.0 h,,, h and 11,, can be approximated as I121 /[U/Bo) 'j( -r) and 1122 z ZI 'j ob Thus, if Z is resistive given as Z R and with equation 16 becomes 1- {1+ (1-B+WE+R2)} 1 i 2* a 21 fT l z Ra) R.l:l

where f, =(n /2'n'.

Thus, Y, can be expressed as I l) j l The circuit shown in FIG. 3 has reactance Z,, =jX,, and resistance R,, as the respective impedance elements and collector resistance R If a parallel circuit of a resistor and a capacitor respectively having resistance R, and capacitance C, given in equations 21 is connected to the emitter of the transistor, equation 7 is satisfied and the full pass band network with reduced amplitude distortion can be realized.

In the above circuit, the compensating circuit consisting of a resistor and a capacitor is connected to the emitter side of the transistor. If the compensating circuit is connected to the collector side of the transistor with Z being purely resistive and given as Z,-= R,, and if the conditions I/ 21) 22 1 and 21) hold, the solution of equation 16 for Z, l/I with the relation of equation 17 taken into consideration, lead us to the expression:

22 e [1 +g/rsoyn (2/R.. (n, Ri norm +jwR, i72;rf;) fi (2/R,,) r, R,) 2 C (23) Thus, 2, 'can be expressed in the form a z, R wL, 24)

where R R, [1 +(1/B {1 (2/R,,) r,,+R,+,e0rE)}1 adndwLz i lU/ 'f1) n) R1) (25) Accordingly, in the circuit of FIG. 4, which has reac tance Z,,=jX,, and resistance R, provided as the respec- The foregoing discussion has been concerned with the case where 2,, is reactive and Z,, is resistive in FIG. 2. Now, the opposite case where Z,, is resistive and 2,, is reactive will be discussed.

In this case, Z,, =jX,, and Z, R,, x 0 are substituted. By setting A/D (AZ, B)/(CZ E) m, (26) from equation 1 we have z1) n zz 2/ 1)] H/ i) h (Z, Z l 30 2i) 22( l 2)+( d )l I (3 Also, if 2, and Z can be regarded as purely resistive, that is, if Z, R, and Z, R

N 1/ z)l[( 1/ 2) 1, j n]/( l/ 2) b j n)} (32 Thus, lNl a constant. 33

It will thus be seen that equation 26 represents the condition for the full pass band network. Now, if

( b) 1, 2+( b) l( 2|) 22 2 n/ bll 1 and u/ zl b) l 4) we have from equation 26 Yr z Y2 {l 21) ll/ b)] 2?j 2l) (35) Thus, assuming that Z, is resistive, that, it is given as Z, R with (1/1 0) 1 2/ (n, Bo n) 1 (36 the equations 35 and 17 give the following expression:

Accordingly, in the circuit of FIG. 5, which has reactance Z jX,, and resistance R, provided as the respective impedance elements and which has collector resistance R the connection to the emitter of a parallel circuit of the resistor and the capacitor respectively of resistance R, and capacitance C, satisfying equations 39 leads us to satisfy equation 26 and thus to provide a full pass band network.

Now, if Z, is resistive, i.e. Z, R,, if the conditions zz/ zi) 1 n l we.) 2h../R,, 1 l

are satisfied, the solution of equation 35 for Z with the relation of equation l7 taken into consideration, gives:

Z2 RI 30) o) ("11 +50%) +J 1 fr) U n/ U] M (41) Thus, Z can be expressed by 2= 2+j -2 (42) Accordingly, in the circuit of FIG. 6, which has the reactance Z,, jX,, and resistance R provided as the respective impedance and which has emitter resistance R,, the connection to the collector of a series circuit of resistor and inductor respectively of resistance R and inductance L satisfying equations 43 leads us to satisfy equation 26 and thereby to realizethe full pass band network.

It will be noted that the compensating circuits discussed above can also compensate for the stray capacitances that can be replaced with equivalent capacitances appearing between the emitter and ground and between the collector and ground.

Where the parallel circuit of resistor and capacitor is connected to the emitter of the transistor as in the circuits of FIGS. 3 and 5 described above, the gain at extremely high frequencies beyond the operating frequency band becomes sometimes extremely high, af

fecting the stability of the circuit. To avoid this, a resistance R of such value as has no substantial effect on the compensating circuit for the operating frequency band may be connected in series with the capacitor of the compensating circuit connected to the emitter as shown in phantom lines in the figures.

Now, compensating circuits capable of further reduc ing the amplitude distortion when used in combination with the afore-described compensating circuits will be described.

First, it is assumed that Z,, in the circuit of FIG. 2 is constituted by a reactance circuit. As will be described later, if Z,,,, in equation can be equivalently constituted by a purely resistive element, the approximation of equation 12 becomes unnecessary. Thus, the amplitude distortion will be further reduced. Assuming also that Z, is constituted by a series circuit of resistance R,, and inductance L that is, if

Z,, R,, jmL 44 equation 8 is reduced to N [j b Za l/U b a l U b a0)/(j b 00) (45) Also, similar to the derivation of equation 10, we have Z as If Z, and Z can be regarded as purely resistive (that is, if Z, R, and Z z R the combination of equations 17 and 46 with the term of m omitted, we obtain an approximated equation which represents a pure resistance.

Accordingly, when Z, is reactive, the amplitude distortion can be further reduced by connecting induc tance L of equation 48 in series with R in the circuit of FIG. 3 or 4, as shown in FIG. 7 or 8.

Description is now given as to the case where 2,, in the FIG. 2 circuit is reactive. As in the above-described case, Z in equation 29 is replaced with an equivalent pure resistance. Assuming that Z,, is composed if a parallel circuit of resistance R,, and capacitance C, and that wC R l, we have As in the case of the derivation of equation 29, we obtain for B 1, Z,,,, in equation 53 can be reduced to oo z 1/ 2)Rbl l (1/50) a/ oi (55) where represents a pure resistance.

Accordingly, when 2,, is reactive, the amplitude distortion can be further reduced by connecting capacitance C of equation 54 in parallel with R, in the circuit of FIG. 5 or 6, as shown in FIG. 9 or 10. Usually, L, is extremely small compared to R,,, and C, is extremely small compared to R so that the addition of L or C, has no substantial effect on the circuit parameters of the compensating circuit connected to the emitter or collector.

When the compensating circuit connected to the emitter consists of a parallel circuit of resistance and capacitor as in the circuits of FIG. 7 and FIG. 9, the decrease of the gain at high frequency regions can be achieved by a resistor R of such a value as has no substantial effect on the compensating circuit for the operating frequency band and is connected in series with 'circuits will be described in comparison with the priorart circuit.

As has been mentioned earlier, in the prior-art circuit of FIG. 1, the amplitude distortion is l.6 dB(p p). In contrast, in the circuit of HO. 3 having R 280 ohms, R 300 ohms, C, picofarads and with an antioscillation resistor R having a resistance of 300 ohms connected in series with C,, the amplitude distortion is only 0.4 dB(p p). Also, in the circuit of FIG. 7 having R 280 ohms, R 300 ohms and L 1.1 microhenry, the amplitude distortion is 0.1 dB(p p).

As has been described in the foregoing, the addition of the compensating circuit of simple construction readily adapted to adjustment of involved circuit parameters to the conventional group-delay equalizer makes it possible to realize a group-delay equalizer, in which the amplitude distortion can be reduced even by using an inexpensive economical transistor of inferior f C and other characteristics.

What is claimed is:

1. An active type group-delay equalizer, comprising:

an input terminal and an output terminal;

a transistor having its base connected to said input terminal of said equalizer;

a first impedance element (2,) connected between the emitter of said transistor and a first reference potential point;

a second impedance element (Z connected between the collector of said transistor and a second reference potential point;

a third impedance element (Z,,) connected between said emitter and said output terminal of said equalizer;

a fourth impedance element (2 connected between said collector and said output terminal;

wherein said fourth impedance element (Z,,) is reactive, aid third impedance element (Z,,) is substantially resistive (R and the condition (where: Y 1/2,, Y 1/2 Y HR and h I1 and h are h-parameters of said transistor) is satisfied by said first impedance element (2,) or said second impedance element (Z including a reactive component.

2. The active type group-delay equalizer according to claim 1 wherein said second impedance element (Z is resistive and said first impedance element (2 comprises a parallel circuit comprised of a resistor and capacitor.

3. The active type group-delay equalizer of claim 2 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.

4. The active'type group-delay equalizer according to claim 2 wherein said third impedance element (Z comprises a series circuit comprised of a resistor and inductor.

5. The active type group-delay equalizer of claim 4 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.

6. The active type group-delay equalizer according to claim 1 wherein said first impedance element (2,) is resistive and said second impedance element (Z comprises a series circuit comprised of a resistor and inductor.

7. The active type group-delay equalizer according to claim 6 wherein said third impedance element (Z comprises a series circuit comprised of a resistor and inductor.

8. An active type group-delay equalizer, comprising:

an input terminal and an output terminal;

a transistor having its base connected to said input terminal of said equalizer;

a first impedance element (2,) connected between the emitter of said transistor and a first reference potential point;

a second impedance element (Z connected between the collector of said transistor and a second reference potential point;

a third impedance element (2, connected between said emitter and said output terminal of said equalizer;

a fourth impedance element (2,) connected between said collector and said output terminal;

wherein said third impedance element (2,.) is reactive, said fourth impedance element (Z,,) is substantially resistive (R and the condition Y z Y ilHi/Z 21. h T h a fim (WhereZ 1 1) 2 2), o b) and it hz and i122 are h-parameters of said transistor) is satisfied by said first impedance element (Z1) or said second impedance element (Z2) including a reactive e eme 9. The active type group-delay equalizer according to claim 8 wherein said second impedance element (Z is resistive and said first impedance element (Z comprises a parallel circuit comprised of a resistor and capacitor.

10. The active type group-delay equalizer of claim 9 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.

11. The active type group-delay equalizer of claim 9 wherein said fourth impedance element (Z,,) comprises a parallel circuit comprised of a resistor and capacitor.

12. The active type group-delay equalizer of claim 11 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.

13. The active type group-delay equalizer according to claim 8 wherein said third impedance element (Z is reactive, said first impedance element (2,) is resistive and said second impedance element (2 is comprised of a series circuit comprised of a resistor and an inductor.

14. The active type group-delay equalizer of claim 3 wherein said fourth impedance element (2,) comprises a parallel circuit comprised of a resistor and capacitor. 

1. An active type group-delay equalizer, comprising: an input terminal and an output terminal; a transistor having its base connected to said input terminal of said equalizer; a first impedance element (Z1) connected between the emitter of said transistor and a first reference potential point; a second impedance element (Z2) connected between the collector of said transistor and a second reference potential point; a third impedance element (Za) connected between said emitter and said output terminal of said equalizer; a fourth impedance element (Zb) connected between said collector and said output terminal; wherein said fourth impedance element (Zb) is reactive, aid third impedance element (Za) is substantially resistive (Ra) and the condition Y1 about Y2(1 + OR - (1/h21) (1 + 2 h11 Ya)) + (2/h21) (h22 + Ya) (where: Y1 1/Z1, Y2 1/Z2, Ya 1/Ra and h11, h21 and h22 are h-parameters of said transistor) is satisfied by said first impedance element (Z1) or said second impedance element (Z2) including a reactive component.
 2. The active type group-delay equalizer according to claim 1 wherein said second impedance element (Z2) is resistive and said first impedance element (Z1) comprises a parallel circuit comprised of a resistor and capacitor.
 3. The active type group-delay equalizer of claim 2 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.
 4. The active type group-delay equalizer according to claim 2 wherein said third impedance element (Za) comprises a series circuit comprised of a resistor and inductor.
 5. The active type group-delay equalizer of claim 4 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.
 6. The active type group-delay equalizer according to claim 1 wherein said first impedance element (Z1) is resistive and said second impedance element (Z2) comprises a series circuit comprised of a resistor and inductor.
 7. The active type group-delay equalizer according to claim 6 wherein said third impedance element (Za) comprises a series circuit comprised of a resistor and inductor.
 8. An active type group-delay equalizer, comprising: an input terminal and an output terminal; a transistor having its base connected to said input terminal of said equalizer; a first impedance element (Z1) connected between the emitter of said transistor and a first reference potential point; a second impedance element (Z2) connected between the collector of said transistor and a second reference potential point; a third impedance element (Za) connected between said emitter and said output terminal of said equalizer; a fourth impedance element (Zb) connected between said collector and said output terminal; wherein said third impedance element (Za) is reactive, said fourth impedance element (Zb) is substantially resistive (Rb) and the condition Y1 about Y2 ( 1 + (1/h21) (1 - 2h11 Yb) ) + (2h22/h21) (where: Y1 (1/Z1), Y2 (1/Z2), Yb (1/Rb) and h11, h21 and h22 are h-parameters of said transistor) is satisfied by said first impedance element (Z1) or said second impedance element (Z2) including a reactive element.
 9. The active type group-delay equalizer according to claim 8 wherein said second impedance element (Z2) is resistive and said first impedance element (Z1) comprises a parallel circuit comprised of a resistor and capacitor.
 10. The active type group-delay equalizer of claim 9 wherein said parallel circuit further includes a resistance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.
 11. The active type group-delay equalizer of claim 9 wherein said fourth impedance element (Zb) comprises a parallel circuit comprised of a resistor and capacitor.
 12. The active type group-delay equalizer of claim 11 wherein said parallel circuit further includes a resiStance means in series with said capacitor for reducing the gain of the equalizer at high frequencies.
 13. The active type group-delay equalizer according to claim 8 wherein said third impedance element (Za) is reactive, said first impedance element (Z1) is resistive and said second impedance element (Z2) is comprised of a series circuit comprised of a resistor and an inductor.
 14. The active type group-delay equalizer of claim 3 wherein said fourth impedance element (Zb) comprises a parallel circuit comprised of a resistor and capacitor. 